Hardware Podcasts

The Spark Gap - Episode 29

The Spark Gap · 25 Mar 2015 · 57m

What this episode covers

Dr. Fouad Kiamilev from the University of Delaware explains the design of application-specific integrated circuits (ASICs), detailing a high-power display projector chip with 250,000 I/Os and liquid nitrogen cooling. He describes the iterative development process, from a 64x64 test chip to a 512x512 production module costing $250,000, and the use of Cadence tools for full-custom layout. Kiamilev also discusses the importance of physical health, fitness, and work-life balance in sustaining long-term engineering productivity and avoiding burnout.

Most relevant to

early-stage companies

Topics

Mentioned

Tools
Cadence, SPICE
Also
ASIC, VHDL, Verilog

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Amp Hour · 1h 46m

    An Interview with Shahriar from The Signal Path - Quisquous Quivering Quadripole

    Shariar, ASIC design manager at Bell Labs (part of Alcatel-Lucent), discusses the challenges and physics of millimeter-wave and terahertz ASIC design, explaining how device scaling in CMOS processes enables high-frequency operation. He details the manufacturing landscape, noting that while Intel and GlobalFoundries dominate advanced silicon, companies like Tower Jazz and STMicroelectronics provide specialized processes for government and RF applications. The conversation also covers the high cost of EDA tools like Cadence, the rigorous peer-review process of IEEE publications, and Shariar's philosophy on education through his YouTube channel, The Signal Path.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    7 chapters

  • The Amp Hour · 1h 03m

    Accessible ASICs with Andreas Olofsson

    Andreas Olofsson, CEO of ZeroASIC, discusses his journey from founding Parallela and working at DARPA to launching ZeroASIC, a company that builds custom ASICs using chiplets. He explains how the high cost of traditional tape-outs and IP licensing creates barriers for mid-sized companies, and how ZeroASIC’s platform allows users to drag-and-drop pre-designed chiplets (including RISC-V CPUs, FPGAs, and ML accelerators) to create a functional device in weeks rather than months. The episode highlights ZeroASIC’s e-fabric interposer technology and their cloud-based emulation service that lets customers test their custom silicon designs on AWS FPGAs before manufacturing.

    Chips, FPGAs & semiconductorsScaling production
    5 chapters

  • Hackaday Podcast · 1h 11m

    Ep 377: Parallel Pixels, Wiggly Consoles, and Seven Segments

    Jenny List and Elliot Williams discuss [Bitluni]'s massive GPU project, which uses 8,192 CH570 microcontrollers to drive RGB LEDs, highlighting the extreme power consumption (2 kW) and manufacturing hurdles like PCB panelization limits and programming logistics. They also cover a home-made die casting machine using graphite molds, a DIY Raman spectrometer built with 3D printed parts, and an open-source Kei truck design by Andy Diderossi. The episode concludes with a deep dive into the history of 7-segment displays and a critique of engineering education regarding design for manufacturing, based on List's article.

    Embedded firmwareDesign for manufacturing & NPI
    10 chapters

  • Embedded.fm · 1h 15m

    454: Printf Hello

    Uri Shaked, creator of Wokwi and Tiny Tapeout, explains how Tiny Tapeout democratizes ASIC design by leveraging open-source PDKs and a shared mask strategy to offer chip manufacturing for around $100. He details the technical challenges of building Wokwi, a web-based simulator for embedded systems, including reverse-engineering processor instruction sets and complex peripheral behaviors like SHA and SPI. Shaked also outlines his business strategy, which involves selling space on silicon via Tiny Tapeout and offering Wokwi through a freemium model, VS Code integration, and an on-premise CI/CD solution for professional users.

    Embedded firmwareChips, FPGAs & semiconductors
    8 chapters

  • Embedded.fm · 48m

    105: Some Paths Are More Suicidal

    Manny Wright, Senior FAE Manager at Cortus, explains the process of designing custom processor IP, from RTL to silicon fabrication. He details the high costs and long timelines (1.5+ years, millions of dollars) involved in tape-out, the role of FPGAs like the Xilinx Spartan in early development, and the importance of configurable cores for power and cost efficiency. Wright also discusses security features, debugging methods like JTAG and trace, and the challenges of protecting intellectual property from reverse engineering.

    Chips, FPGAs & semiconductorsMicrocontrollers & dev platforms
    6 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by The Spark Gap. The episode itself belongs to its publisher.