Hardware Podcasts

105: Some Paths Are More Suicidal

Embedded.fm · 17 Jun 2015 · 48m

What this episode covers

Manny Wright, Senior FAE Manager at Cortus, explains the process of designing custom processor IP, from RTL to silicon fabrication. He details the high costs and long timelines (1.5+ years, millions of dollars) involved in tape-out, the role of FPGAs like the Xilinx Spartan in early development, and the importance of configurable cores for power and cost efficiency. Wright also discusses security features, debugging methods like JTAG and trace, and the challenges of protecting intellectual property from reverse engineering.

Most relevant to

early-stage companies

Topics

Mentioned

Companies
Cortus, ARM, TSMC, UMC, Microsemi, Leapfrog
Products
Arduino Due
Chips
Xilinx Spartan
Tools
GCC, Keil, IAR

Related episodes from other shows

Other shows on the same ground, closest first.

  • Unnamed Reverse Engineering Podcast · 1h 41m

    029 - Old Timey Name Droppin'

    Philip Freidin, a veteran engineer and consultant with experience at AMD and Xilinx, discusses the evolution of the semiconductor industry, the challenges of reverse engineering FPGAs, and his current projects. He explains why reverse engineering an FPGA bitstream is often futile compared to functional analysis, detailing the complexity of VLIW architectures and encryption. Freidin also shares his experience creating the open-source OshChip and his new educational initiative, DSP-for-KIDS.

    Chips, FPGAs & semiconductorsDebugging & failure analysis
    8 chapters

  • The Amp Hour · 1h 22m

    An Interview with Philip Freidin - Xenodochial Xilinx Ex-Employee

    Philip Freidin, a consultant and former employee of AMD and Xilinx, discusses his career in chip design, starting with the development of the AMD 29000 RISC CPU and the decline of the BitSlice architecture. He details the technical challenges of designing early FPGAs at Xilinx, specifically the complexity of routing logic and the strategic decision to use Configurable Logic Blocks (CLBs). Freidin analyzes the competitive landscape of the programmable logic industry, explaining why startups fail to compete with giants like Xilinx and Altera due to high barriers to entry, and discusses the future of hard silicon blocks within FPGAs.

    Chips, FPGAs & semiconductorsCareers & education
    6 chapters

  • The Amp Hour · 59m

    Chip Design for Fun (and Waffles) with Julia Desmazes

    Julia Desmazes, a CPU and RTL designer, discusses her experience building custom ASICs for fun through the Tiny Tape Out program, including a recent 'two weeks until tape out' challenge. She explains the open-source silicon stack, detailing how tools like OpenROAD, PDKs, and Wafer Space have lowered the barrier to entry for individuals to tape out chips. Desmazes covers the technical challenges of designing AI accelerators, specifically systolic arrays, and the critical importance of data movement and floating-point optimization in hardware design.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    8 chapters

  • The Amp Hour

    Silicon Revolution with Matt Venn

    Matt Venn, founder of Tiny Tapeout and Zero to Asic, explains how Tiny Tapeout democratizes chip design by subdividing multi-project wafers (MPWs) from eFabless into affordable, small slots for hobbyists and students. He details the evolution of the platform from scan-chain limitations to a fast multiplexer architecture, enabling complex designs like a Linux-capable RISC-V processor and analog circuits using the Sky130 PDK. Venn also discusses the educational impact of tools like Wokwi and OpenLane, the upcoming analog ASIC course, and the growing ecosystem of open-source EDA tools supporting this 'silicon revolution.'

    PCB design & layoutMicrocontrollers & dev platforms
    12 chapters

  • Moore's Lobby · 1h 01m

    Ep. 28 | How DARPA Stops IC Hardware Hackers in Their Tracks: Insights from Serge Leef

    Serge Leef, DARPA’s Program Manager for the Microsystems Technology Office, discusses his transition from a 30-year career in design automation at companies like Mentor Graphics and Silicon Graphics to leading hardware security initiatives at DARPA. He outlines DARPA’s four attack surfaces for secure silicon—supply chain, side-channel, reverse engineering, and hardware Trojans—and explains the agency's strategy of embedding security into design tools, likening it to fluoridating water. Leef highlights the economic realities of hardware security, noting that while merchant semiconductor companies invest heavily in bespoke protection, IoT manufacturers often ignore it until forced by crisis, and emphasizes the critical vulnerability of untrusted third-party IP.

    Security & privacyEDA & CAD tools
    8 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by Embedded.fm. The episode itself belongs to its publisher.