Hardware Podcasts

An Interview with Shahriar from The Signal Path - Quisquous Quivering Quadripole

The Amp Hour · 18 Dec 2014 · 1h 46m · Episode 228

What this episode covers

Shariar, ASIC design manager at Bell Labs (part of Alcatel-Lucent), discusses the challenges and physics of millimeter-wave and terahertz ASIC design, explaining how device scaling in CMOS processes enables high-frequency operation. He details the manufacturing landscape, noting that while Intel and GlobalFoundries dominate advanced silicon, companies like Tower Jazz and STMicroelectronics provide specialized processes for government and RF applications. The conversation also covers the high cost of EDA tools like Cadence, the rigorous peer-review process of IEEE publications, and Shariar's philosophy on education through his YouTube channel, The Signal Path.

Most relevant to

large enterprises

Topics

Mentioned

Companies
Bell Labs, Alcatel-Lucent, Intel, GlobalFoundries, Tower Jazz, STMicroelectronics, Keysight, Virginia Diode, IEEE
Products
The Signal Path, Arduino
Tools
Cadence

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Spark Gap · 57m

    The Spark Gap - Episode 29

    Dr. Fouad Kiamilev from the University of Delaware explains the design of application-specific integrated circuits (ASICs), detailing a high-power display projector chip with 250,000 I/Os and liquid nitrogen cooling. He describes the iterative development process, from a 64x64 test chip to a 512x512 production module costing $250,000, and the use of Cadence tools for full-custom layout. Kiamilev also discusses the importance of physical health, fitness, and work-life balance in sustaining long-term engineering productivity and avoiding burnout.

    Chips, FPGAs & semiconductorsCareers & education
    8 chapters

  • Embedded.fm · 1h 15m

    454: Printf Hello

    Uri Shaked, creator of Wokwi and Tiny Tapeout, explains how Tiny Tapeout democratizes ASIC design by leveraging open-source PDKs and a shared mask strategy to offer chip manufacturing for around $100. He details the technical challenges of building Wokwi, a web-based simulator for embedded systems, including reverse-engineering processor instruction sets and complex peripheral behaviors like SHA and SPI. Shaked also outlines his business strategy, which involves selling space on silicon via Tiny Tapeout and offering Wokwi through a freemium model, VS Code integration, and an on-premise CI/CD solution for professional users.

    Embedded firmwareChips, FPGAs & semiconductors
    8 chapters

  • Being an Engineer · 46m

    S4E28 Kevin Distelhurst | Semiconductors – What They Are & How They’re Manufactured

    Kevin Distelhurst, a failure analysis engineer with a career in semiconductor manufacturing, explains the physics and fabrication of chips, detailing the transition from silicon devices to copper interconnects and the role of photolithography. He discusses the extreme precision required in cleanrooms, the use of scanning and transmission electron microscopes (SEM/TEM) for defect analysis, and the industry's shift towards integrating diverse components like wireless chips onto single packages as Moore's Law slows. Distelhurst also shares insights on the collaborative nature of chip design, the significant slowdowns caused by tool downtime and human error, and the challenges of training new engineers who must develop 'wisdom' through practice.

    Chips, FPGAs & semiconductorsDebugging & failure analysis
    8 chapters

  • The Circuit · 42m

    Episode 67: A Conversation with Aart de Geus on EDA and the Future of Silicon Design

    Aart de Geus, co-founder and executive chair of Synopsys, discusses the evolution of electronic design automation (EDA) and the future of silicon design. He explains how the industry shifted from analog to digital design, enabling the automation that drove Moore's Law, and details the transition to the Angstrom era with technologies like FinFETs and backside power delivery. De Geus also highlights the rise of systemic complexity through chiplets and vertical stacking, and the critical role of AI in optimizing these complex multi-die architectures.

    EDA & CAD toolsAI & machine learning
    8 chapters

  • EE Times Current · 15m

    IMEC & the End of the Road(map) | EDS and the Trade War | Restoring Notre Dame

    Rick Merritt reports from IMEC's Future Summits in Antwerp, detailing a semiconductor roadmap that may halt at 2 nanometers due to shrinking gate lengths and metal pitches, while TSMC, Samsung, and Intel compete with unique packaging and transistor techniques. Barb Jorgensen covers the Electronic Distribution Show (EDS) in Las Vegas, highlighting industry skittishness over US-China trade war tariffs and their impact on component costs and supply chain delays. Brian Santow and graphics experts Jon Peddie and Kathleen Maher discuss using advanced imaging, laser scanning, and CAD tools to restore Notre Dame, debating whether to replicate the original design or reimagine it with modern materials like steel and titanium.

    Chips, FPGAs & semiconductorsPolicy, trade & tariffs
    5 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by The Amp Hour. The episode itself belongs to its publisher.