Hardware Podcasts

454: Printf Hello

Embedded.fm · 6 Jul 2023 · 1h 15m · Episode 454

What this episode covers

Uri Shaked, creator of Wokwi and Tiny Tapeout, explains how Tiny Tapeout democratizes ASIC design by leveraging open-source PDKs and a shared mask strategy to offer chip manufacturing for around $100. He details the technical challenges of building Wokwi, a web-based simulator for embedded systems, including reverse-engineering processor instruction sets and complex peripheral behaviors like SHA and SPI. Shaked also outlines his business strategy, which involves selling space on silicon via Tiny Tapeout and offering Wokwi through a freemium model, VS Code integration, and an on-premise CI/CD solution for professional users.

Most relevant to

early-stage companies

Topics

Mentioned

Companies
Infineon, Efabless
Products
Wokwi, Tiny Tapeout
Chips
ESP32, STM32, Raspberry Pi Pico, Teensy
Tools
Renode, QEMU
Also
Arduino, Zephyr, Rust

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Amp Hour

    Silicon Revolution with Matt Venn

    Matt Venn, founder of Tiny Tapeout and Zero to Asic, explains how Tiny Tapeout democratizes chip design by subdividing multi-project wafers (MPWs) from eFabless into affordable, small slots for hobbyists and students. He details the evolution of the platform from scan-chain limitations to a fast multiplexer architecture, enabling complex designs like a Linux-capable RISC-V processor and analog circuits using the Sky130 PDK. Venn also discusses the educational impact of tools like Wokwi and OpenLane, the upcoming analog ASIC course, and the growing ecosystem of open-source EDA tools supporting this 'silicon revolution.'

    PCB design & layoutMicrocontrollers & dev platforms
    12 chapters

  • The Amp Hour · 2h 17m

    Discussing the Open Source PDK with Tim Ansell

    Tim Ansell of Google discusses the Skywater 130nm open source PDK and the associated shuttle run program that allows designers to get chips manufactured for free. He explains how open source tools like Yosys, OpenROAD, and Magic are enabling a new ecosystem for ASIC design, lowering the barrier to entry for hardware innovation. The conversation covers the technical workflow from synthesis to place-and-route, the challenges of analog design, and the strategic goal of increasing the number of people experimenting with custom silicon.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    8 chapters

  • The Amp Hour · 1h 15m

    Open Source Tapeout with Matthew Venn

    Matthew Venn, host of the Zero to ASIC course, joins Chris Gammell to discuss the rapid expansion of open-source silicon, driven by Google-sponsored multi-project wafer (MPW) shuttles and open PDKs from foundries like Skywater, GlobalFoundries, and IHP. They detail the tools enabling this shift, including Wokwi for beginner simulation, OpenLane for automated digital design, and the new SillyWiz tool for learning analog transistor-level design. The conversation highlights how these resources lower barriers for education, prototyping, and niche commercial applications like secure root-of-trust chips, while addressing challenges like volume costs and long turnaround times.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    7 chapters

  • The Amp Hour · 58m

    Building wafer.space with Tim Ansell

    Tim Ansell, founder of wafer.space, discusses his new Singapore-based service that provides access to GlobalFoundries' GF180 MCU process for open-source silicon design, following the collapse of eFabless. He explains how wafer.space aims to lower the barrier to entry by offering 1,000 chips for $7,000, enabling low-volume production rather than just prototyping. Ansell details the technical capabilities of the 180nm process, the shift towards chip-on-board packaging via PCB manufacturers, and the growing ecosystem of open-source tools like OpenLane and Tiny Tape Out.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    8 chapters

  • The Amp Hour · 1h 29m

    Fabless Chip Design with Mohamed Kassem

    Mohamed Kassem, co-founder and CTO of eFabless, explains how the company is democratizing fabless chip design through the OpenLANE tool flow and the newly announced open-source PDK from Google and Skywater. He details the economic shift that lowers the barrier to entry for custom silicon, reducing upfront costs from hundreds of thousands to under $10,000 for prototypes, and discusses the technical architecture of OpenLANE, including its use of OpenRoad and Yosys to generate GDS files. Kassem also describes the 'Raptor' configuration tool that allows system designers to generate custom chip RTL without deep hardware knowledge, and highlights the collaborative validation of the Skywater PDK by the open-source community.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    7 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by Embedded.fm. The episode itself belongs to its publisher.