Fabless Chip Design with Mohamed Kassem

The Amp Hour · 2 Aug 2020 · 1h 29m · Episode 503

What this episode covers

Mohamed Kassem, co-founder and CTO of eFabless, explains how the company is democratizing fabless chip design through the OpenLANE tool flow and the newly announced open-source PDK from Google and Skywater. He details the economic shift that lowers the barrier to entry for custom silicon, reducing upfront costs from hundreds of thousands to under $10,000 for prototypes, and discusses the technical architecture of OpenLANE, including its use of OpenRoad and Yosys to generate GDS files. Kassem also describes the 'Raptor' configuration tool that allows system designers to generate custom chip RTL without deep hardware knowledge, and highlights the collaborative validation of the Skywater PDK by the open-source community.

Mentioned

Companies
eFabless, Skywater, Google, ARM, GlobalFoundries
Products
Raven, Raptor, Strive
Tools
OpenLANE, OpenRoad, Yosys, Magic

Other shows on the same ground, closest first.

  • Embedded.fm · 1h 15m

    454: Printf Hello

    Uri Shaked, creator of Wokwi and Tiny Tapeout, explains how Tiny Tapeout democratizes ASIC design by leveraging open-source PDKs and a shared mask strategy to offer chip manufacturing for around $100. He details the technical challenges of building Wokwi, a web-based simulator for embedded systems, including reverse-engineering processor instruction sets and complex peripheral behaviors like SHA and SPI. Shaked also outlines his business strategy, which involves selling space on silicon via Tiny Tapeout and offering Wokwi through a freemium model, VS Code integration, and an on-premise CI/CD solution for professional users.

  • Moore's Lobby · 58m

    US Semi Fab SkyWater Seeks to Co-Innovate in Quantum, Photonics, and…Free Silicon?

    Steven Kosier, CTO of SkyWater Technology, explains the company's unique position as the only US-owned pure-play foundry, focusing on its 'Technology as a Service' model that enables co-innovation in quantum, photonics, and microfluidics. He details the Sky130 open-source project, a collaboration with Google and eFabless that allows anyone to design and manufacture free 130nm silicon ICs, lowering the barrier to entry for chip design. Kosier also discusses SkyWater's specialized facilities, including a Florida site for hybrid integration and a planned innovation center at Purdue University, while highlighting the geopolitical importance of domestic semiconductor manufacturing under the CHIPS Act.

  • TRADEOFFS · 1h 01m

    T-25-010 : Ioannis Papamanoglou and Narayan Powderly - Engineers transforming how we design, test, and build hardware with atopile

    Narayan Powderly and Ioannis Papamanoglou, co-CEOs of atopile, discuss their command-line circuit design tool that brings software development practices to hardware engineering. They explain how their frustration with slow board development cycles at Tesla and smart bike lock projects led them to create a domain-specific language that captures design intent rather than just schematics. The guests detail how atopile integrates with KiCad for layout, leverages LLMs for rapid iteration, and aims to empower full-stack engineers by automating the drudgery of component selection and validation.

  • Unnamed Reverse Engineering Podcast · 1h 43m

    044 - Scots Army Knife

    Piotr Esden-Tempski of 1BitSquared discusses the company's role in manufacturing open-source hardware, specifically the Glasgow digital interface explorer, the iCEBreaker FPGA board, and the Black Magic Probe debugger. He explains the economic rationale for using an old Quad 4C pick-and-place machine for small-batch production and details how Glasgow uses an FPGA to dynamically generate hardware protocols via the nmigen HDL. The conversation also covers the geopolitical shift toward RISC-V in China, the challenges of debugging legacy industrial equipment, and the importance of documentation and community education in the open-source hardware ecosystem.

  • Embedded.fm · 48m

    105: Some Paths Are More Suicidal

    Manny Wright, Senior FAE Manager at Cortus, explains the process of designing custom processor IP, from RTL to silicon fabrication. He details the high costs and long timelines (1.5+ years, millions of dollars) involved in tape-out, the role of FPGAs like the Xilinx Spartan in early development, and the importance of configurable cores for power and cost efficiency. Wright also discusses security features, debugging methods like JTAG and trace, and the challenges of protecting intellectual property from reverse engineering.

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by The Amp Hour. The episode itself belongs to its publisher.