Programmable Logic Made Easy: GreenPAK Tutorial with Dima Mymrikov

OnTrack · 14 Oct 2025 · 47m · Episode 315

What this episode covers

Dima Mymrikov, Senior Director of Product Marketing at Renesas, demonstrates the GreenPAK programmable mixed-signal IC family and its Go Configure software. He shows how engineers can replace multiple discrete components with a single tiny chip by drawing schematic-like block diagrams instead of writing code. The tutorial covers designing a window comparator, adding digital filtering, and implementing level shifters and I²C expanders within one device. Mymrikov highlights the benefits of rapid prototyping, low power consumption, and cost savings compared to traditional ASIC development.

Other shows on the same ground, closest first.

  • Embedded.fm · 1h 15m

    454: Printf Hello

    Uri Shaked, creator of Wokwi and Tiny Tapeout, explains how Tiny Tapeout democratizes ASIC design by leveraging open-source PDKs and a shared mask strategy to offer chip manufacturing for around $100. He details the technical challenges of building Wokwi, a web-based simulator for embedded systems, including reverse-engineering processor instruction sets and complex peripheral behaviors like SHA and SPI. Shaked also outlines his business strategy, which involves selling space on silicon via Tiny Tapeout and offering Wokwi through a freemium model, VS Code integration, and an on-premise CI/CD solution for professional users.

  • The Amp Hour

    Compact High Speed Design with Lukas Henkel

    Lukas Henkel, CEO of OV Tech, discusses the design of high-density, open-source System-in-Package (SIP) modules and a Raspberry Pi Compute Module 4 (CM4) replacement called PyMix 8. He explains the engineering challenges of miniaturization, such as using standard PCB processes to manage costs versus moving to interposer-level packaging, and the strategic benefits of open-source hardware for supply chain resilience. The conversation also covers the use of open-source simulation tools like OpenEMS and Elmer for signal integrity and thermal analysis, visualized via FreeCAD and Blender.

  • The Amp Hour · 1h 36m

    An Interview with Luke Valenty

    Luke Valenty of TinyFPGA.com explains how open source toolchains like Ice Studio and APIO lower the barrier to entry for FPGAs, enabling makers to build custom microcontrollers and high-speed interfaces without proprietary software. He details the design of the Tiny FPGA BX board, which integrates a USB device directly into the FPGA fabric to eliminate expensive external chips, and discusses the challenges of manufacturing small QFN and BGA packages. Valenty also outlines his roadmap for the upcoming EX board, which will utilize Lattice ECP5 high-speed transceivers to support USB-3 and PCIe, aiming for a crowdfunding campaign in the fall.

  • The Amp Hour · 1h 29m

    Fabless Chip Design with Mohamed Kassem

    Mohamed Kassem, co-founder and CTO of eFabless, explains how the company is democratizing fabless chip design through the OpenLANE tool flow and the newly announced open-source PDK from Google and Skywater. He details the economic shift that lowers the barrier to entry for custom silicon, reducing upfront costs from hundreds of thousands to under $10,000 for prototypes, and discusses the technical architecture of OpenLANE, including its use of OpenRoad and Yosys to generate GDS files. Kassem also describes the 'Raptor' configuration tool that allows system designers to generate custom chip RTL without deep hardware knowledge, and highlights the collaborative validation of the Skywater PDK by the open-source community.

  • The Amp Hour · 1h 02m

    Discussing Chiplets with Ming Zhang

    Ming Zhang, co-founder and CEO of zGlue, explains how his company uses chiplet integration to create custom, highly miniaturized integrated circuits that combine off-the-shelf silicon components like Nordic microcontrollers and Bosch sensors. Zhang details the 'Omni chip' reference design, the 'smart fabric' substrate that enables programmable interconnects, and the 'Chip Builder' cloud tool that allows designers to configure these bespoke chips without traditional ASIC complexity. The discussion covers the technical architecture, cost structure via shuttle programs, and the strategic advantage of heterogeneous integration as Moore's Law slows.

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by OnTrack. The episode itself belongs to its publisher.