Beyond Automation: Self-Verifying AI Agents for Semiconductor and PCB Design

EE Times Current · 7 Aug 2026 · 23m

AI in practice: 3 real uses of AI described

What this episode covers

Amit Gupta, Chief AI Strategy Officer at Siemens EDA, and Tim Costa, VP and GM of Industrial and Computational Engineering at NVIDIA, discuss their collaboration to build self-verifying AI agents for semiconductor and PCB design. They explain how the Fuse EDA AI agent uses NVIDIA's GPU-accelerated libraries and Nemotron models to execute long-running engineering workflows while verifying outputs against physics-based EDA engines. The speakers highlight a specific case study with NVIDIA's silicon team, where the Salido characterization suite achieved a 10x reduction in turnaround time and token costs by automating manual setup and error handling. They outline three milestones for the future: workflow coverage, verified repeatability, and integration into core engineering infrastructure, aiming to cut tape-out schedules in half.

AI in practice

Where this conversation describes AI being used to build or deliver a product. Part of the AI in practice tracker.

Engineering & simulationSiemens Fuse EDA AI agent10x reduction in turnaround time; 10x reduction in token costs

The agent autonomously orchestrated the silicon characterization workflow, invoking tools via skill files and MCP servers to generate liberty files, reducing manual babysitting of jobs and handling failures automatically.

“we're able to reduce the turnaround time by 10 X and reduce the token cost by 10 X. So dramatic improvement and just one example, right? So across the entire EDA workflow … you can imagine that same kind of workflow … applying applying across the board.”

Amit Gupta · Hear it at 11:11

Engineering & simulationNVIDIA CUDA X libraries / GPU accelerated solvers5x to 10x faster SPICE simulation

GPU acceleration was applied to the underlying simulation engines (specifically SPICE simulators) to speed up the computational loops within the engineering workflow, allowing the agent to perform high-performance engineering tasks faster.

“So, so now what the, what that flow looks like is the engineer is using reinforced learning accelerated tools, uh, within the engines themselves, the simulators are GP you accelerate it. So you're getting the advantage of five, seven, 10 X faster spice simulation through GPU acceleration.”

Amit Gupta · Hear it at 11:11

Engineering & simulationNVIDIA NeMo Gym

NeMo Gym provided a controlled environment to measure agent efficiency and reliability, converting these scores into reward signals for reinforcement learning to improve the agent's performance over time without altering live tapeout processes.

“And then the Nemo gym environment, what happens is the agent takes actions and the engineering workflow produces measurable outcomes … Those results can be scored by a verifier. during evaluation, the scores show us what needs to improve. … converting them into repeatable evaluation and training cases, validating the improvement, and then promoting it into production through a controlled process.”

Tim Costa · Hear it at 15:13

Mentioned

Companies
Siemens EDA, NVIDIA, Altair
Products
Fuse EDA AI agent, Salido characterization suite, Intelligence Center X
Also
Nemotron, Nemo Jim, Open Shell, CuDNN

Other shows on the same ground, closest first.

  • The Amp Hour · 1h 07m

    Intelligent Routing with Sergiy Nesterenko

    Sergiy Nesterenko, CEO of Quilter.ai, explains how his company uses generative AI and parallel cloud compute to automate PCB layout from schematics. He discusses the company's pivot from hardware sensors to software, drawing on his experience at SpaceX where manual routing became a critical path bottleneck. Nesterenko details how Quilter handles constraints, validates designs using built-in Maxwell equation solvers, and targets specific fabs like JLCPCB and Oshpark to ensure manufacturability.

  • Moore's Lobby · 56m

    Solving the Hard Problems: Combining AI and Physics for PCB Design

    Sergiy Nesterenko, founder and CEO of Quilter, explains how his company uses reinforcement learning and computational physics to automate PCB layout, aiming to create a 'compiler' for electronics that handles the entire design scope. He recounts his early career at SpaceX, including an internship watching paint dry and a subsequent board fire that highlighted the reliance on tribal knowledge and the failure of traditional auto-routers. Nesterenko details Quilter's workflow, which integrates with existing CAD tools like Altium to generate layouts for test boards and complex single-board computers, while acknowledging current limitations with high-voltage or ultra-dense server designs. The discussion covers the technical strategy of using neural networks to interpolate simulation results, the company's focus on iterative complexity scaling, and a 10-year vision for enabling continuous integration in hardware design.

  • OnTrack · 44m

    Code-Based PCB Design with AI: Inside atopile

    Ioannis Papamanoglou and Narayan Powderly, co-founders of atopile, explain their code-based, AI-driven approach to PCB design, arguing that hardware has lagged behind software in tooling automation. They discuss how capturing engineering intent in code allows for deterministic design and seamless integration with tools like Altium Designer and LTspice, shifting the designer's role from boilerplate tasks to system architecture. The founders highlight the importance of connecting disconnected tools to improve supply chain resilience and firmware integration, while noting that the bottleneck for AI in hardware is orchestration rather than model capability.

  • The Circuit · 42m

    Episode 67: A Conversation with Aart de Geus on EDA and the Future of Silicon Design

    Aart de Geus, co-founder and executive chair of Synopsys, discusses the evolution of electronic design automation (EDA) and the future of silicon design. He explains how the industry shifted from analog to digital design, enabling the automation that drove Moore's Law, and details the transition to the Angstrom era with technologies like FinFETs and backside power delivery. De Geus also highlights the rise of systemic complexity through chiplets and vertical stacking, and the critical role of AI in optimizing these complex multi-die architectures.

  • Moore's Lobby · 1h 01m

    Synopsys' Stelios Diamantidis Is Bringing the Magic of AI To Chip Design

    Stelios Diamantidis, Distinguished Architect at Synopsys, discusses the evolution of chip design from manual processes to AI-driven optimization. He recounts his career journey, including founding two EDA startups focused on verification and Silicon Lifecycle Management (SLM), before joining Synopsys to lead the development of DSO.ai. Diamantidis explains how reinforcement learning is used to solve intractable physical design problems, optimizing power, performance, and area (PPA) for diverse verticals like CPUs, GPUs, and automotive chips.

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by EE Times Current. The episode itself belongs to its publisher.