Hardware Podcasts

A Shift Left Strategy Addresses IC Design Challenges Through Design-Stage Verification

EE Times Current · 13 Dec 2024 · 27m

AI in practice: one real use of AI described

What this episode covers

David Abercrombie, Product Management Director at Siemens EDA, explains how the company applies 'shift left' strategies to its Caliber verification suite to improve productivity and design quality. He details specific tools like Caliber NMDRC Recon, Caliber Auto Waivers Gray Box, and Caliber Real Time, which allow designers to run sign-off quality checks earlier and faster during the implementation phase. The conversation highlights a case study with Google using Caliber Design Enhancer to optimize power grids, achieving significant runtime reductions and IR drop improvements compared to traditional P&R methods. Abercrombie also outlines future challenges in 3DIC verification, silicon photonics, and multi-physics analysis.

AI in practice

Where this conversation describes AI being used to build or deliver a product. Part of the AI in practice tracker.

Engineering & simulationSiemens Caliber Auto Waivers Gray Boxadditional 50% runtime reduction

An intelligent verification tool automatically identifies and hides layout regions belonging to third-party IP blocks while preserving interaction checks, reducing runtime by an additional 50% and focusing designers on relevant errors.

“So we have another shift left solution called caliber auto waivers gray box … it automates the, like, the d-selection or whatever, like, blocks SRC designer doesn't want to look at … it and that will reduce the runtime, an additional 50%. From not running useless checks, not running useless regions, areas and things, you now get massive runtime improvement…”

David Abercrombie · Hear it at 11:09

Most relevant to

early-stage companies

Topics

Mentioned

Companies
Siemens EDA, Google
Products
Caliber, Caliber NMDRC Recon, Caliber Auto Waivers Gray Box, Caliber Real Time, Caliber Design Enhancer

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Amp Hour · 1h 04m

    Leading Edge Analog with Joren Vaes

    Joren Vaes, a high-speed design engineer at SOFICS, explains the complexities of designing analog IP blocks for leading-edge semiconductor nodes like TSMC's 2 nm process. He details how designers navigate massive Process Design Kits (PDKs) with thousands of rules, utilizing advanced simulation tools from Cadence, Synopsys, and Siemens to manage parasitics across 18+ metal layers. The conversation covers the transition from FinFET to nanosheet architectures and the use of on-chip passive components, such as transformers, to achieve impedance matching at frequencies up to 50 GHz. Vaes also describes the rigorous verification workflow, including Design Rule Checks (DRC), Layout Versus Schematic (LVS), and parasitic extraction, which are critical before tape-out to millions of dollars in mask costs.

    PCB design & layoutChips, FPGAs & semiconductors
    9 chapters

  • Moore's Lobby · 1h 01m

    Synopsys' Stelios Diamantidis Is Bringing the Magic of AI To Chip Design

    Stelios Diamantidis, Distinguished Architect at Synopsys, discusses the evolution of chip design from manual processes to AI-driven optimization. He recounts his career journey, including founding two EDA startups focused on verification and Silicon Lifecycle Management (SLM), before joining Synopsys to lead the development of DSO.ai. Diamantidis explains how reinforcement learning is used to solve intractable physical design problems, optimizing power, performance, and area (PPA) for diverse verticals like CPUs, GPUs, and automotive chips.

    AI & machine learningEDA & CAD tools
    8 chapters

  • Moore's Lobby · 52m

    Improving Electronic Design Collaboration by Shifting Left and Right

    Ananth Avva, Senior Vice President and General Manager of Cloud Platform at Altium, discusses the challenges and strategies of bringing SaaS practices into engineering via Altium 365. He explains the concepts of 'shifting left' and 'shifting right' to improve collaboration between PCB designers and downstream teams like procurement and compliance. Avva highlights that organizations often overestimate the cost of change and underestimate the benefits of adopting cloud-based system-level thinking, which is crucial for managing complex supply chains and ensuring design integrity.

    Connected products & IoTEDA & CAD tools
    10 chapters

  • The Amp Hour · 1h 07m

    Intelligent Routing with Sergiy Nesterenko

    Sergiy Nesterenko, CEO of Quilter.ai, explains how his company uses generative AI and parallel cloud compute to automate PCB layout from schematics. He discusses the company's pivot from hardware sensors to software, drawing on his experience at SpaceX where manual routing became a critical path bottleneck. Nesterenko details how Quilter handles constraints, validates designs using built-in Maxwell equation solvers, and targets specific fabs like JLCPCB and Oshpark to ensure manufacturability.

    EDA & CAD toolsAI & machine learning
    7 chapters

  • Embedded.fm · 1h 00m

    429: Start With Zero Trust

    Duncan Haldane, CEO and co-founder of JITX, explains how his company allows engineers to design circuit boards by writing code, addressing the industry's need for stronger correctness guarantees and reusability. He discusses his background in bio-inspired robotics at UC Berkeley, including the Salto jumping robot and origami mechanisms, which highlighted the limitations of traditional hardware design tools. Haldane details JITX's approach of embedding rigorous checks into a Python-based language to prevent design errors, its integration with KiCad and Altium, and the company's recent Series A funding from Sequoia Capital.

    EDA & CAD toolsEmbedded firmware
    9 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by EE Times Current. The episode itself belongs to its publisher.