Hardware Podcasts

Accelerating Complex Analog IC Design: The Power of Early Reliability Verification

EE Times Current · 28 Jul 2025 · 18m

What this episode covers

Matthew Hogan, Product Management Director at Siemens Digital Industry Software, explains how Insight Analyzer enables 'shift-left' reliability verification for complex analog and mixed-signal IC designs. He details how the tool performs topological state-based analysis on pre-layout netlists to identify leakage paths and domain crossing issues before simulation. Hogan highlights the tool's automatic circuit recognition and integration with Cadence and Siemens Custom IC environments to help designers catch subtle errors early in the flow.

Most relevant to

large enterprises

Topics

Mentioned

Companies
Siemens, Cadence
Tools
Insight Analyzer, Caliber PERC, Siemens Custom IC, Spice

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Amp Hour · 1h 04m

    Leading Edge Analog with Joren Vaes

    Joren Vaes, a high-speed design engineer at SOFICS, explains the complexities of designing analog IP blocks for leading-edge semiconductor nodes like TSMC's 2 nm process. He details how designers navigate massive Process Design Kits (PDKs) with thousands of rules, utilizing advanced simulation tools from Cadence, Synopsys, and Siemens to manage parasitics across 18+ metal layers. The conversation covers the transition from FinFET to nanosheet architectures and the use of on-chip passive components, such as transformers, to achieve impedance matching at frequencies up to 50 GHz. Vaes also describes the rigorous verification workflow, including Design Rule Checks (DRC), Layout Versus Schematic (LVS), and parasitic extraction, which are critical before tape-out to millions of dollars in mask costs.

    PCB design & layoutChips, FPGAs & semiconductors
    9 chapters

  • OnTrack · 1h 15m

    The Latest in PCB Simulation: Expert Insights with Yuriy Shlepnev

    Yuriy Shlepnev, President and Founder of Simberian Inc., discusses the latest capabilities of Simbeor, a PCB simulation tool designed to simplify signal integrity analysis for layout engineers. He explains how pre-layout and post-layout compliance analysis allows designers to predict interconnect behavior, reduce design iterations, and avoid over-engineering by accurately modeling material properties like conductor roughness. The episode features a detailed demo of Simbeor’s workflow, including linear network analysis, 3D electromagnetic simulation, and automated scripting for comparing board iterations.

    PCB design & layoutEDA & CAD tools
    10 chapters

  • The Amp Hour · 1h 10m

    Idiographical Interconnect Intorsion

    Dave Jones and Chris Gamble discuss the nuances of logic analyzers, specifically the difference between timing and state analysis, and the importance of errata sheets for silicon bugs. They also cover the history of the CSIRO's Wi-Fi patents, the launch of the Raspberry Pi, and the critical engineering considerations of connector mating cycles and gold plating costs.

    Debugging & failure analysisIntellectual property
    7 chapters

  • Moore's Lobby · 1h 00m

    JITX Aims to Provide Superpowers to Circuit Design Engineers

    Duncan Haldane, co-founder and CEO of JITX, explains how his company uses a code-based design flow to automate circuit board design, targeting senior engineers to make expert knowledge reusable and scalable. He discusses the transition from his background as a Guinness world-record-holding roboticist at Berkeley to building a tool that generates schematics and layouts from functional descriptions rather than manual drafting. Haldane details JITX's evolution from a DARPA-funded research project and design consultancy to a commercial product, emphasizing the importance of baking verification checks into component models to handle supply chain volatility and design complexity.

    EDA & CAD toolsPCB design & layout
    8 chapters

  • The Amp Hour · 1h 07m

    Downward Sloping Trace

    Dave Jones and Chris Gammell discuss the 'design deja vu' of independently creating nearly identical 1996 logic analyzer projects using Lattice Semiconductor CPLDs, and the technical nuances of timing vs. state analysis. They then detail the thermal design challenges of Jones's 'Micro Supply' project, explaining the decision to use a custom die-cast heat sink and plastic enclosure to achieve high volumetric efficiency. The conversation concludes with a critique of KiCad's via placement workflow and a recommendation for the book 'The Practicing Mind'.

    Mechanical engineeringDebugging & failure analysis
    6 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by EE Times Current. The episode itself belongs to its publisher.