Hardware Podcasts

Close to the Edges: Moore’s Law & Shannon’s Limit

EE Times Current · 1 Jan 2021 · 38m

What this episode covers

Rob Shore, Senior Vice President of Marketing at Infinera, discusses how the electronics industry is approaching the physical limits of Moore’s Law (silicon integration) and Shannon’s Limit (data transmission capacity). He explains how the proliferation of data centers has shifted traffic patterns to 'east-west' interconnects, driving demand for higher capacity in long-haul and subsea networks. Shore details Infinera's role in optical networking, including the transition to coherent transmission, the use of ROADM technology, and emerging solutions like Nyquist subcarriers and XR optics to manage bandwidth more efficiently.

Most relevant to

large enterprises

Topics

Mentioned

Companies
Infinera, AT&T, Google, Netflix, Microsoft, Verizon
Products
Blackberry, Android
Tools
ROADM

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Circuit · 49m

    EP 146: The State of AI Networking with Austin Lyons

    Austin Lyons, writing as Chip Strat, joins Ben Bajarin and Jay Goldberg to discuss the evolution of AI networking, defining the critical distinctions between scale-up, scale-out, and scale-across topologies. The conversation details the technical trade-offs between copper and optical interconnects, explaining how SerDes technology enables higher speeds over shorter distances and why optical is necessary for longer ranges. They highlight the strategic importance of SerDes capabilities for companies like Broadcom and Marvell, and touch on emerging trends like Celestial's photonic fabric and the acquisition of Alpha Wave by Qualcomm.

    Wireless & RFChips, FPGAs & semiconductors
    4 chapters

  • The Circuit · 1h 00m

    Unpacking Marvell's Analyst Day, OpenAI Revenue Rumors, and the Heterogeneous Rack

    Ben Bajarin and Jay Goldberg analyze Marvell's recent Analyst Day, highlighting its strategic shift from Amazon ASIC share battles to a broader data center infrastructure play involving optical interconnects, switching silicon, and new AI infrastructure management silicon. They discuss the fragility of the AI semiconductor trade, noting that physical infrastructure bottlenecks, specifically the U.S. grid's ability to energize 20-30 gigawatts, pose a greater risk to chip timelines than end-user demand. Finally, they explore a strategic theory that TSMC is granting AMD extra wafer capacity to potentially throttle Intel's cash flow as Intel Foundry becomes a credible competitive threat.

    Chips, FPGAs & semiconductorsSourcing & supply chain
    7 chapters

  • The Circuit · 50m

    Conversation with Ayar Labs CEO Mark Wade on Silicon Photonics, Co-Packaged Optics, and Next-Gen AI Infrastructure

    Mark Wade, CEO of Ayar Labs, and Jesse Leiter, VP of Capital Strategy, discuss the company's strategy to solve the interconnect bottleneck in AI data centers using co-packaged optics (CPO). Wade explains the technical complexity of integrating silicon photonics into TSMC's advanced CMOS nodes and the strategic importance of partnerships with NVIDIA, AMD, and Intel. Leiter details Ayar Labs' funding journey, including a recent $650 million raise and strategic investments from major tech giants, positioning the company for an eventual IPO in a market projected to reach $30-50 billion by 2030.

    Chips, FPGAs & semiconductorsScaling production
    9 chapters

  • Moore's Lobby · 51m

    Can Silicon Photonics Solve the Bandwidth Bottleneck in AI Data Centers?

    Steve Klinger, VP of Product at LightMatter, explains how the company uses silicon photonics to solve the interconnect bandwidth bottleneck in AI data centers. He details LightMatter's flagship product, Passage, a programmable optical fabric that acts as an active interposer to connect chiplets and ASICs with high density and low power. Klinger also discusses Envis, LightMatter's photonic AI accelerator, which performs matrix-vector multiplication using light, and shares insights on the company's growth from MIT research to a VC-funded scaling phase.

    PCB design & layoutChips, FPGAs & semiconductors
    7 chapters

  • The Circuit · 58m

    EP: 157 GTC! OFC! Micron Earnings (margin city)

    Ben Bajarin and Jay Goldberg discuss the massive scale of Nvidia's GTC conference, where the company positioned itself as a complete 'AI factory' provider through its Grace Blackwell, Vera Rubin, and Grock product stack. They analyze the industry's shift from copper to optical networking at the OFC conference, highlighting Co-Packaged Optics (CPO) and Meta's reliability trials, while also examining Micron's record-breaking earnings and the debate over the durability of the current memory market cycle.

    PCB design & layoutWireless & RF
    6 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by EE Times Current. The episode itself belongs to its publisher.