Has the Memory Cycle Broken? Plus: Nvidia & Broadcom’s $40B+ Financing Playbook

The Circuit · 5 Oct 2026 · 58m · Episode 188

What this episode covers

Hosts Ben Bajarin and Jay Goldberg analyze whether the memory market has structurally changed or remains cyclical following Micron's earnings, debating the impact of CXMT's rapid capacity expansion and the trade-offs between HBM and legacy memory. They examine HPE's strategic pivot to networking post-Juniper acquisition, questioning its unique value proposition amid security concerns driven by agentic AI. The discussion then shifts to 'Balance Sheet as a Service,' detailing Nvidia's vendor financing disclosures and Broadcom's $42 billion loan commitment to Anthropic, analyzing why fabless designers are taking on capital risk instead of foundries like TSMC. Finally, they explore 'Tokenomics,' advocating for quantifying AI unit economics to move past hype and understand the hard-dollar value of input/output tokens and hardware optimization.

Other shows on the same ground, closest first.

  • EE Times Current · 45m

    CEO Interview: Mike Henry of Mythic | The Biggest Chip Deal Ever | Do Androids Dream of Electric Smartphones?

    Mythic co-founder and CEO Mike Henry explains how the company's analog AI accelerator chips use onboard flash memory to achieve best-in-class performance-per-watt for inference tasks like security video analytics and drone depth estimation, avoiding the high power and cost of digital GPUs. Nvidia analyst Kevin Krewell discusses the $40 billion acquisition of Arm by Nvidia, analyzing Jensen Huang's strategic move to control the CPU/GPU ecosystem and the significant regulatory hurdles regarding Arm's monopoly in the smartphone market.

  • EE Times Current · 18m

    Designing the AI Factory from the Rack Up

    Neeraj Paliwal, Senior Vice President of Silicon IP Product Management at Synopsys, explains why the AI rack has replaced the data center as the fundamental unit of design and economics. He details the shift from 8kW to 130kW+ power densities in systems like NVIDIA's GB200 NVL72, driven by the need to optimize cost per token across distributed GPUs. Paliwal highlights that the industry is moving past single-die limits toward 3D stacking, custom HBM memory integration, and high-speed die-to-die interfaces like UCIe to overcome the memory and I/O bandwidth walls.

  • EE Times Current · 49m

    Can the Nvidia Monopoly on AI Chips Be Broken?

    Sally Ward-Foxton of EE Times discusses the AI chip market with hosts Dr. Sunny Bains and Dr. Giulia D’Angelo, analyzing the dominance of Nvidia and the potential for neuromorphic and specialized inference chips to break its monopoly. The conversation covers the spectrum of AI hardware from data center GPUs to ultra-low-power edge devices, highlighting the critical role of software stacks and latency in determining adoption. Professor Ralph Etienne-Cummings joins to critique the industry's focus on power versus learning capabilities and to discuss the future of neuromorphic computing, including memristors and photonic integration.

  • EE Times Current · 28m

    Nvidia & Arm: The East Coast Perspective

    Analyst Mike Feibus joins EE Times to critique Nvidia's proposed acquisition of Arm, arguing it is an anti-competitive move that threatens the open processor ecosystem. Feibus highlights regulatory skepticism from Washington, the chaotic status of SoftBank's ownership, and Nvidia's strategy to lock in developers via proprietary technologies like CUDA and NVLink. He assesses the deal's odds at 4-to-1 against, citing timing and geopolitical hurdles, particularly in China.

  • EE Times Current · 40m

    AI and Semiconductor Memory: More, More, More

    Steven Woo, a Rambus fellow and distinguished inventor, explains how AI's exponential growth in model size and training data is creating unprecedented demands on memory capacity, bandwidth, and power efficiency. He details the industry's shift toward High Bandwidth Memory (HBM) and GDDR to handle these loads, while noting that emerging memories like ReRAM and MRAM face reliability hurdles. Woo also discusses how architectural innovations like Compute Express Link (CXL) and chip stacking are critical for reducing the power and latency associated with moving data between processors and memory.

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by The Circuit. The episode itself belongs to its publisher.