Hardware Podcasts

EP 163: Breaking the Memory Wall: Micron’s Strategy for the AI Era

The Circuit · 5 May 2026 · 52m · Episode 166

What this episode covers

Jeremy Werner, SVP and GM of Micron’s Core Data Center Business Unit, explains how AI is shifting the memory industry from a cyclical model to sustainable growth driven by the 'memory wall' in inference. He details Micron's strategy to break this bottleneck through innovations like HBM4 and ultra-high-capacity SSDs, which address critical data center constraints of power and physical space. The conversation covers the technical hierarchy of memory, from HBM to context storage, and Micron's aggressive capacity expansion plans to meet surging demand for AI training and inference workloads.

Most relevant to

large enterprises

Topics

Mentioned

Companies
Micron, Nvidia, TSMC, Google
Products
HBM4, HBM3e, SSD, ChatGPT, Grok, DDR5, HBM
Chips
TPU, GPU
Also
KV cache

Related episodes from other shows

Other shows on the same ground, closest first.

  • EE Times Current · 40m

    AI and Semiconductor Memory: More, More, More

    Steven Woo, a Rambus fellow and distinguished inventor, explains how AI's exponential growth in model size and training data is creating unprecedented demands on memory capacity, bandwidth, and power efficiency. He details the industry's shift toward High Bandwidth Memory (HBM) and GDDR to handle these loads, while noting that emerging memories like ReRAM and MRAM face reliability hurdles. Woo also discusses how architectural innovations like Compute Express Link (CXL) and chip stacking are critical for reducing the power and latency associated with moving data between processors and memory.

    PCB design & layoutChips, FPGAs & semiconductors
    7 chapters

  • EE Times Current · 18m

    Designing the AI Factory from the Rack Up

    Neeraj Paliwal, Senior Vice President of Silicon IP Product Management at Synopsys, explains why the AI rack has replaced the data center as the fundamental unit of design and economics. He details the shift from 8kW to 130kW+ power densities in systems like NVIDIA's GB200 NVL72, driven by the need to optimize cost per token across distributed GPUs. Paliwal highlights that the industry is moving past single-die limits toward 3D stacking, custom HBM memory integration, and high-speed die-to-die interfaces like UCIe to overcome the memory and I/O bandwidth walls.

    Chips, FPGAs & semiconductorsBatteries & low-power design
    5 chapters

  • EE Times Current · 58m

    Fixing AI’s Bottlenecks: Memory, Scale, and Sparsity

    A panel of neuromorphic engineering experts, including Dr. Damien Querlioz, Dr. Julian Büchel, Professor Tamalika Banerjee, Dr. Maxence Ernoult, and Professor Steve Furber, discusses the bottlenecks in AI hardware at the Atoms to Bits conference. They debate the shift from scale-based emergence to engineered approaches, highlighting memory, connectivity, and sparsity as critical challenges. The discussion also covers the viability of emerging technologies, the role of public funding, and the potential for an AI market bubble.

    Chips, FPGAs & semiconductorsAI & machine learning
    9 chapters

  • EE Times Current · 49m

    Can the Nvidia Monopoly on AI Chips Be Broken?

    Sally Ward-Foxton of EE Times discusses the AI chip market with hosts Dr. Sunny Bains and Dr. Giulia D’Angelo, analyzing the dominance of Nvidia and the potential for neuromorphic and specialized inference chips to break its monopoly. The conversation covers the spectrum of AI hardware from data center GPUs to ultra-low-power edge devices, highlighting the critical role of software stacks and latency in determining adoption. Professor Ralph Etienne-Cummings joins to critique the industry's focus on power versus learning capabilities and to discuss the future of neuromorphic computing, including memristors and photonic integration.

    Chips, FPGAs & semiconductorsAI & machine learning
    9 chapters

  • EMS@C-LEVEL · 21m

    EMS & The Economist: How AI Data Centers Are Reshaping Memory Prices And Supply with Shawn DuBravac

    Shawn DuBravac, Chief Economist of the Global Electronics Association, explains how AI data centers are creating a 'memory squeeze' by consuming scarce semiconductor resources and driving up prices, even when availability remains stable. He discusses the inflationary impact of the Iran war and Strait of Hormuz tensions on energy and shipping costs, noting a divergence where AI and defense sectors remain strong while consumer electronics faces headwinds from reduced discretionary spending. DuBravac also highlights the structural shift in global trade, driven by tariffs and geopolitical uncertainty, which is causing lasting momentum in supply chain reconfiguration and increased manufacturing investment in the US and Europe.

    Sourcing & supply chainPolicy, trade & tariffs
    8 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by The Circuit. The episode itself belongs to its publisher.