Hardware Podcasts

Rack-scale Networking

Oxide and Friends · 28 Feb 2023 · 1h 34m · Episode 6

What this episode covers

Bryan Cantrill, Adam Leventhal, and the Oxide networking team (Ryan Goodfellow, Levon Tarver, Ben Naecker, Arjen Roodselaar) discuss the software stack driving the Oxide rack-scale networking. They detail the use of Intel Tofino 2 ASICs and the P4 programming language to create a fully programmable data plane, enabling features like Delay-Driven Multipath (DDM) and tight integration between the Sidecar switch and Gimlet servers. The team explains how they built a custom P4-to-Rust compiler and virtualized the ASIC to develop and test the network stack without relying on fixed-function hardware.

Most relevant to

early-stage companies

Topics

Mentioned

Companies
Intel, Arista, Cisco, Mellanox, Rackspace, Equinix Metal, Meta
Products
Sidecar, Gimlet, OPTE
Chips
Tofino 2
Also
P4, DDM, RIFT, Swift, Drill, BGP, VXLAN, GENEVE, ECMP, SmartNIC

Related episodes from other shows

Other shows on the same ground, closest first.

  • Embedded.fm · 57m

    342: That Girl's Brain

    Jessie Frazelle, Co-Founder and Chief Product Officer at Oxide Computer, explains how the company builds open-source, rack-scale servers for enterprises by adopting hyperscaler-style hardware design. She details the decision to open-source firmware and hardware to eliminate vendor finger-pointing and security vulnerabilities inherent in proprietary BMCs. The discussion covers their use of Rust for firmware and control plane software, power efficiency metrics like PUE, and the challenges of deploying high-density compute in traditional colocation environments.

    Embedded firmwareSecurity & privacy
    7 chapters

  • The Amp Hour · 59m

    Chip Design for Fun (and Waffles) with Julia Desmazes

    Julia Desmazes, a CPU and RTL designer, discusses her experience building custom ASICs for fun through the Tiny Tape Out program, including a recent 'two weeks until tape out' challenge. She explains the open-source silicon stack, detailing how tools like OpenROAD, PDKs, and Wafer Space have lowered the barrier to entry for individuals to tape out chips. Desmazes covers the technical challenges of designing AI accelerators, specifically systolic arrays, and the critical importance of data movement and floating-point optimization in hardware design.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    8 chapters

  • TRADEOFFS · 1h 01m

    T-25-010 : Ioannis Papamanoglou and Narayan Powderly - Engineers transforming how we design, test, and build hardware with atopile

    Narayan Powderly and Ioannis Papamanoglou, co-CEOs of atopile, discuss their command-line circuit design tool that brings software development practices to hardware engineering. They explain how their frustration with slow board development cycles at Tesla and smart bike lock projects led them to create a domain-specific language that captures design intent rather than just schematics. The guests detail how atopile integrates with KiCad for layout, leverages LLMs for rapid iteration, and aims to empower full-stack engineers by automating the drudgery of component selection and validation.

    EDA & CAD toolsAI & machine learning
    9 chapters

  • EE Times Current · 17m

    800Gs Finally Breaking Out and Benefits of Solution

    John Swanson, HPC controller and data path product line manager at Synopsys, explains the technical breakthrough of 800G Ethernet, detailing its deployment in internet backbones and high-performance data centers. He discusses how industry standards from the IEEE and Ethernet Consortium are enabling interoperability, allowing generic switches and network interface cards to work together reliably. Swanson highlights the engineering challenges of designing these chips, including the complexity of 100G PAM4 Serdes, high clock speeds, and the use of 5nm and 3nm geometries, emphasizing the need for integrated IP solutions from companies like Synopsys and Broadcom.

    Wireless & RFChips, FPGAs & semiconductors
    7 chapters

  • The Amp Hour · 1h 15m

    Efinix FPGAs with Sammy Cheung

    Sammy Cheung, CEO and co-founder of Efinix, explains how the company’s disruptive SLR (Switchable Logic and Routing) FPGA architecture enables small, low-power devices like the Trion and Titanium to compete with traditional FPGAs in edge computing and computer vision applications. Cheung details the company’s history, from its founding in 2012 and initial pivot after Intel’s acquisition of Altera, to its current scaling phase where it sells millions of units and partners with sensor and microcontroller companies for System-in-Package (SiP) solutions. The discussion covers the technical advantages of the Titanium chip, including its 16nm process, embedded RISC-V soft cores, and specialized DSP blocks for AI, as well as the strategic challenges of growing from a scrappy startup into a larger organization while maintaining its culture.

    Chips, FPGAs & semiconductorsScaling production
    9 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by Oxide and Friends. The episode itself belongs to its publisher.