Making Analog Chip Designs Without Analog Designers

EE Times Current · 7 Mar 2025 · 48m

What this episode covers

Dr. Jennifer Hasler of Georgia Tech discusses her work on Field Programmable Analog Arrays (FPAAs) and new Python-based analog synthesis tools designed to make analog chip design accessible to non-analog experts. She explains how floating-gate technology enables programmable analog circuits and argues for the importance of analog design in low-power edge AI applications. The episode also features commentary from Dr. Giulia D’Angelo and Professor Ralph Etienne-Cummings on the challenges of analog adoption and the recent Nobel Prize in Physics.

Mentioned

Companies
Georgia Tech, Caltech, Akika
Products
FPGA, FPAA, Hopfield Network
Tools
Python, Neuromorphic Engineering Framework

Other shows on the same ground, closest first.

  • The Circuit · 42m

    Episode 67: A Conversation with Aart de Geus on EDA and the Future of Silicon Design

    Aart de Geus, co-founder and executive chair of Synopsys, discusses the evolution of electronic design automation (EDA) and the future of silicon design. He explains how the industry shifted from analog to digital design, enabling the automation that drove Moore's Law, and details the transition to the Angstrom era with technologies like FinFETs and backside power delivery. De Geus also highlights the rise of systemic complexity through chiplets and vertical stacking, and the critical role of AI in optimizing these complex multi-die architectures.

  • The Amp Hour

    Silicon Revolution with Matt Venn

    Matt Venn, founder of Tiny Tapeout and Zero to Asic, explains how Tiny Tapeout democratizes chip design by subdividing multi-project wafers (MPWs) from eFabless into affordable, small slots for hobbyists and students. He details the evolution of the platform from scan-chain limitations to a fast multiplexer architecture, enabling complex designs like a Linux-capable RISC-V processor and analog circuits using the Sky130 PDK. Venn also discusses the educational impact of tools like Wokwi and OpenLane, the upcoming analog ASIC course, and the growing ecosystem of open-source EDA tools supporting this 'silicon revolution.'

  • Embedded.fm · 1h 17m

    66: As Simple as Possible

    Jack Gassett, founder of Gadget Factory and creator of the open-source Papilio FPGA development boards, explains how to make FPGAs as accessible as the Arduino platform. He discusses the challenge of shifting from a software mindset to hardware description, recommending digital logic textbooks and the use of soft processors like the ZPUino to handle control logic. Gassett details his new 'Design Lab' tool, which uses schematic-based entry to allow users to drag-and-drop cores and write Arduino-style code without needing to master VHDL from scratch.

  • The Amp Hour · 2h 17m

    Discussing the Open Source PDK with Tim Ansell

    Tim Ansell of Google discusses the Skywater 130nm open source PDK and the associated shuttle run program that allows designers to get chips manufactured for free. He explains how open source tools like Yosys, OpenROAD, and Magic are enabling a new ecosystem for ASIC design, lowering the barrier to entry for hardware innovation. The conversation covers the technical workflow from synthesis to place-and-route, the challenges of analog design, and the strategic goal of increasing the number of people experimenting with custom silicon.

  • The Amp Hour · 1h 15m

    Open Source Tapeout with Matthew Venn

    Matthew Venn, host of the Zero to ASIC course, joins Chris Gammell to discuss the rapid expansion of open-source silicon, driven by Google-sponsored multi-project wafer (MPW) shuttles and open PDKs from foundries like Skywater, GlobalFoundries, and IHP. They detail the tools enabling this shift, including Wokwi for beginner simulation, OpenLane for automated digital design, and the new SillyWiz tool for learning analog transistor-level design. The conversation highlights how these resources lower barriers for education, prototyping, and niche commercial applications like secure root-of-trust chips, while addressing challenges like volume costs and long turnaround times.

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by EE Times Current. The episode itself belongs to its publisher.