Hardware Podcasts

Renesas GreenPAK Without Code: Inside the Go Configure Software Hub

OnTrack · 28 Oct 2026 · 36m · Episode 358

What this episode covers

Roman Yankevych, Senior Product Marketing Manager at Renesas, demonstrates the redesigned Go Configure Software Hub, explaining how it unifies GreenPAK and ForgeFPGA development. He walks through the SLG46826 window comparator example, highlighting features like net labels, the rules checker, and bit-by-bit revision diffs in nonvolatile memory. The discussion covers locking designs into black boxes for IP protection, pre-programming simulation, and Renesas's future plans for AI integration in the tool.

Most relevant to

early-stage companies

Topics

Mentioned

Companies
Renesas
Products
GreenPAK, ForgeFPGA, HVPAK, AnalogPAK
Chips
SLG46826, SLG47011
Tools
Go Configure Software Hub

Related episodes from other shows

Other shows on the same ground, closest first.

  • The Amp Hour · 48m

    Open FPGA Toolchains at 35c3

    Piotr Esden-Tempski, Clifford Wolf of Yosys/NextPNR, and Dave Shah discuss the state of open FPGA toolchains at 35c3, highlighting the release of NextPNR and support for Lattice ECP5. They detail the Icebreaker and ULX3S development boards, explaining how open-source tools enable complex designs like RISC-V soft cores and low-latency video processing that were previously difficult or impossible. The speakers emphasize the advantages of open toolchains, including automation, cross-platform compatibility, and the ability to build commercial products without vendor lock-in.

    Chips, FPGAs & semiconductorsEDA & CAD tools
    8 chapters

  • Hackaday Podcast · 1h 00m

    Ep 206: Busted Crypto Killed the Queen, Kicad's New Clothes, Peer Inside the Sol 20

    Hackaday editors Elliot Williams and Dan Maloney review the week's hacks, highlighting KiCad 7.0's new features like semi-auto routing and custom fonts, and a teardown of the Saul 20 computer. They discuss an open-source FPGA audio front-end for modular synthesizers and a Visicam-based system for training custom object detection neural networks. The episode concludes with a deep dive into the cryptography that led to Mary, Queen of Scots' execution and a look at methane pyrolysis for green hydrogen production.

    EDA & CAD toolsMicrocontrollers & dev platforms
    10 chapters

  • The Amp Hour · 1h 11m

    System Designer Lets You Try Every Part with Michael Gielda

    Michael Gielda, co-founder of Antmicro, discusses the company's open-source tools including the Renode simulator, the Zephyr RTOS, and the new System Designer portal. He explains how Antmicro uses automated CI pipelines to run thousands of Zephyr binaries in Renode to validate hardware support across hundreds of platforms. The conversation covers the use of simulation for space and automotive systems, the Kenning AI framework for edge deployment, and the Chips Alliance's Calyptra root-of-trust project.

    Embedded firmwareDebugging & failure analysis
    8 chapters

  • The Amp Hour · 1h 37m

    Stories from Supercon 2019

    Jereon “Sprite_tm” Domburg, Sylvain “tnt” Munaut, and Matt Venn discuss open-source FPGA toolchains and hardware at Supercon 2019. Sprite_tm details his Supercon 2019 badge, which uses a Lattice ECP5 FPGA to host two Pico RV32 RISC-V cores and a PIC-16, enabling a reconfigurable system via USB mass storage and cartridges. Sylvain Munaut explains his work on the badge's DFU bootloader and Osmocom's use of ECP5 FPGAs for software-defined radio, including sniffing CPRI links. Matt Venn describes his role at Symbiotic EDA, focusing on formal verification tools for safety-critical systems like particle accelerators.

    Microcontrollers & dev platformsChips, FPGAs & semiconductors
    10 chapters

  • Unnamed Reverse Engineering Podcast · 1h 27m

    024 - Cars, Servers, and FPGAs!

    Rick Altherr, a security researcher at Eclipsium, discusses his work reverse engineering automotive ECUs, server BMCs, and FPGAs. He details the process of decoding undocumented serial protocols in aftermarket engine control units and explains the architecture of EFI and Baseboard Management Controllers (BMCs). Altherr also covers the open-source FPGA toolchain revolution, specifically how Clifford Wolf and others reverse-engineered Lattice iCE40 chips to enable tools like Yosys and NextPNR.

    Debugging & failure analysisChips, FPGAs & semiconductors
    7 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by OnTrack. The episode itself belongs to its publisher.