Hardware Podcasts

218: Neutron Star of Dev Boards

Embedded.fm · 6 Oct 2017 · 52m · Episode 218

What this episode covers

Dirk Akeman, partnership marketing manager at SEGGER, explains the architecture and evolution of J-Link debuggers, detailing how internal microcontrollers and FPGAs enable high-speed communication and features like ETM trace. He discusses the company's rigorous testing methodology, which involves maintaining a library of nearly 3,000 evaluation boards and using their own tools for internal development to ensure reliability. Akeman also highlights the shift from reactive debugging to proactive verification using tools like Ozone and SystemView, which allow engineers to profile code coverage and trace interrupts in real-time to prevent bugs before delivery.

Most relevant to

established companies

Topics

Mentioned

Companies
SEGGER
Products
J-Link, Ozone, SystemView, ST-Link, FreeRTOS
Chips
Cortex-M

Related episodes from other shows

Other shows on the same ground, closest first.

  • Unnamed Reverse Engineering Podcast · 35m

    010 - T0015! Part 0x3 - Debug Interfaces

    Hosts Alvaro Prieto and Jen Castilla discuss debugging interfaces like JTAG and SWD, explaining their history from boundary scan testing to modern in-circuit emulation. They review key hardware tools including Segger J-Link, BlackMagicProbe, ST-Link, and the BusBlaster, noting how open-source alternatives have drastically reduced costs. The conversation highlights the JTAGulator for finding hidden debug pins and argues that affordable, accessible tools have lowered barriers for hardware startups and security researchers.

    Debugging & failure analysisMicrocontrollers & dev platforms
    7 chapters

  • Unnamed Reverse Engineering Podcast · 44m

    016 - Supercon 2018 Part 1

    Jen and Alvaro interview Chris Svec of SEGGER, Josh Lifton of Crowd Supply, Richard Whitney of the Happy Robot Company, Alex Glow of Hackster, and Chris Gammell of Contextual Electronics at the 2018 Hackaday Superconference. They discuss reverse engineering tools like the SEGGER J-Link and Analog Discovery 2, and projects including the Open Steno Project, Charmware, and the Happy Robot's cuddly robots. The guests share personal anecdotes about electronics mishaps, such as shorting high-voltage rails and dealing with thermal printer integration issues at Crowd Supply.

    Debugging & failure analysisPCB design & layout
    5 chapters

  • Unnamed Reverse Engineering Podcast · 47m

    017 - Supercon 2018 Part 2

    Jen and Alvaro interview Sarah Petkus and Mark Koch, who discuss reverse engineering at the Blue Man Group and their projects like the Shibon suit and Solstice board. Rick Altherr details his work reverse engineering Xilinx FPGA bitstreams and automotive engine control protocols using tools like Hex Fiend. Ruth Grace Wong and Joe Rozner share experiences with firmware debugging and prototype failures, while Piotr Esden and Dominc Spill discuss the Black Magic Probe and HackRF One for wireless reverse engineering.

    Debugging & failure analysisEmbedded firmware
    14 chapters

  • The Amp Hour · 1h 04m

    The Toggle Boggle

    Dave Jones and Chris Gammell discuss the importance of rigorous testing and skepticism in engineering, illustrated by Jones's experience with a 'free energy' claim and a test jig failure for his 'Toggle the Bot' project. They analyze the collapse of UK electronics retailer Maplin, Amazon's acquisition of Ring (and its subsidiary Blink) for its low-power chip technology, and Microchip's acquisition of Microsemi. The hosts also debate user interface design for power supplies, the value of Gantt charts in hardware development, and Gammell's personal efforts to learn embedded firmware using tools like the J-Link debugger and TI development boards.

    Debugging & failure analysisMicrocontrollers & dev platforms
    8 chapters

  • The Amp Hour · 1h 11m

    System Designer Lets You Try Every Part with Michael Gielda

    Michael Gielda, co-founder of Antmicro, discusses the company's open-source tools including the Renode simulator, the Zephyr RTOS, and the new System Designer portal. He explains how Antmicro uses automated CI pipelines to run thousands of Zephyr binaries in Renode to validate hardware support across hundreds of platforms. The conversation covers the use of simulation for space and automotive systems, the Kenning AI framework for edge deployment, and the Chips Alliance's Calyptra root-of-trust project.

    Embedded firmwareDebugging & failure analysis
    8 chapters

The summary, chapters and topics are generated from the episode’s audio by this directory, not written by Embedded.fm. The episode itself belongs to its publisher.